



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/888,838	06/25/2001	Vladimir Castro Alves	MORPH1160	4398
29585	7590	08/31/2006	EXAMINER	
DLA PIPER RUDNICK GRAY CARY US LLP			LANIER, BENJAMIN E	
153 TOWNSEND STREET				
SUITE 800			ART UNIT	PAPER NUMBER
SAN FRANCISCO, CA 94107-1907			2132	

DATE MAILED: 08/31/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	09/888,838	ALVES ET AL.
	Examiner	Art Unit
	Benjamin E Lanier	2132

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 07 August 2006.  
 2a) This action is FINAL.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-41 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-41 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 25 June 2001 is/are: a) accepted or b) objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
     1. Certified copies of the priority documents have been received.  
     2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
     3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
     Paper No(s)/Mail Date \_\_\_\_\_

4) Interview Summary (PTO-413)  
     Paper No(s)/Mail Date. \_\_\_\_\_

5) Notice of Informal Patent Application (PTO-152)  
 6) Other: \_\_\_\_\_

## DETAILED ACTION

### *Continued Examination Under 37 CFR 1.114*

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 07 August 2006 has been entered.

### *Response to Amendment*

2. Applicant's amendment filed 07 August 2006 amends claims 1, 4-18, 21, 25-28, and 31. Applicant's amendment has been fully considered and is entered.

### *Response to Arguments*

3. Applicant's arguments filed 07 August 2006 have been fully considered but they are not persuasive. Applicant's argument that changing a session key in the processing elements of Jones "does not disclose reconfiguring of the processing element being used, but rather discloses the changing of the information used in the processing," is not persuasive because Jones discloses that the encryption device that comprises the array of processing elements is a programmable processor, such that any encryption algorithm may be implemented (Col. 3, lines 37-38). Jones states that this type of processing is contrary to a hardware implemented encryption processor which is dedicated to executing only one algorithm. Jones goes on to state the advantage of their processor "is that the encryption chip is programmable, so that it may implement any algorithm, including those that have yet to be conceived (Col. 18, lines 14-20)." What this shows is that the processor described in Jones, which includes an array of processing elements, is reconfigurable

as claimed, such that the processor can be reprogrammed/reconfigured to implement a plurality of algorithms.

***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 1-10, 19-25, 30-36, 41 are rejected under 35 U.S.C. 102(e) as being anticipated by Jones, U.S. Patent No. 6,088,800. Referring to claim 1, Jones discloses an encryption processor with shared memory wherein the electronic encryption device comprises an array of processing elements (Col. 3, lines 46-48), which meets the limitation of a portion of an array of processing elements for performing a block cipher routine. Each processing element comprises an instruction memory for storing a round of an encryption algorithm, the round comprising a sequence of instructions (Col. 3, lines 48-51), which meets the limitation of the processing elements being independently reconfigurable. Data enters the encryption device through an input stage (Fig. 2, 40 & Col. 6, lines 3-4), which meets the limitation of receiving an input data block at an array of independently reconfigurable processing elements. Each processing element of the array implements one of the rounds and transfers results to successive processing elements such that the array of processing elements implements successive rounds of the encryption algorithm in a processing element pipeline (Col. 3, lines 51-59), which meets the limitation of executing the block cipher routine on data blocks received at the configured portion of the array of

processing elements, outputting encrypted data from the configured portion of the array of processing elements, wherein the encrypted data is encrypted according to the block cipher routine. Figure 2 shows a global memory that is shared between the processing elements to perform the encryption processes (Col. 7, lines 25-38), which meets the limitation of a context memory for storing one or more context instructions for performing a block cipher routine. Jones discloses that the encryption device that comprises the array of processing elements is a programmable processor, such that any encryption algorithm may be implemented (Col. 3, lines 37-38). Jones states that this type of processing is contrary to a hardware implemented encryption processor which is dedicated to executing only one algorithm. Jones goes on to state the advantage of their processor “is that the encryption chip is programmable, so that it may implement any algorithm, including those that have yet to be conceived (Col. 18, lines 14-20).” What this shows is that the processor described in Jones, which includes an array of processing elements, is reconfigurable as claimed, such that the processor can be reprogrammed/reconfigured to implement a plurality of algorithms, which meets the limitation of including reconfiguring the configurable portion to perform subfunctions of the block cipher routine.

Referring to claims 2, the limitation of the activation signal is met by the sequence of instructions that each processing element receives on a round to round basis (Col. 3, lines 48-51).

Referring to claim 3, Jones discloses using multiple secret keys during the block ciphering process (Col. 1, line 62 – Col. 2, line 4), which meets the limitation of configuring a portion of the array of reconfigurable processing elements further includes loading a plurality of subkeys into the active processing elements.

Referring to claim 4, Jones discloses that each processing element comprises an instruction memory for storing a round of an encryption algorithm (Col. 3, lines 47-50), which meets the limitation of configuring a portion of the array includes loading a context instruction into one or more active processing elements, wherein the context instructions configures logical elements within a processing element for performing one of a plurality of subfunctions of the block cipher routine.

Referring to claim 5, Jones discloses that each round utilizes a subkey (Col. 6, lines 53-59), which meets the limitation of loading a plurality of subkeys occurs at a first cycle of the block cipher routine.

Referring to claim 6, Jones discloses that each processing element comprises an instruction memory for storing a round of an encryption algorithm (Col. 3, lines 47-50), which meets the limitation of loading the context instruction is repeated at subsequent cycles.

Referring to claim 7, Jones discloses that each processing element comprises an instruction memory for storing a round of an encryption algorithm (Col. 3, lines 47-50), which meets the limitation of executing the block cipher routine includes executing one of the plurality of subfunctions according to the context instructions.

Referring to claim 8, Jones discloses that each processing element comprises an instruction memory for storing a round of an encryption algorithm (Col. 3, lines 47-50), which meets the limitation of configuring a portion of the array includes loading, at least of a plurality of subsequent cycles, a context instruction into one or more active processing elements, wherein each context instruction configures logical elements within a processing element for performing one of a plurality of subfunctions of the block cipher routine.

Referring to claim 9, Jones discloses that each processing element comprises an instruction memory for storing a round of an encryption algorithm (Col. 3, lines 47-50). Each round utilizes a subkey (Col. 6, lines 53-59), which meets the limitation of executing the block cipher routine includes executing the plurality of subfunctions on the input data blocks according to the context instruction and using corresponding subkeys.

Referring to claim 10, Jones discloses the array of processing elements includes an M-row by N-column number of processing elements, wherein M is equal to n and N is equal to 1 (Fig. 2).

Referring to claim 19, Jones discloses the clear text data is received by the encryption processor and encrypted using a block cipher algorithm (Col. 6, lines 3-52), which meets the limitation of the data blocks are non-encrypted, and wherein the method further comprises outputting encrypted data from the configured portion of the array of processing elements, wherein the encrypted data is encrypted according to the block cipher routine.

Referring to claim 20, Jones discloses that the encryption chip and processing elements can perform encryption, decryption, and message digest functions (Col. 5, line 64 – Col. 6, line 2), which meets the limitation of data blocks are encrypted, and wherein the method further comprises outputting decrypted data from the configured portion of the array of processing elements, wherein the decrypted data is decrypted according to the block cipher routine.

Referring to claim 21, Jones discloses an encryption processor with shared memory wherein the electronic encryption device comprises an array of processing elements (Col. 3, lines 46-48). Each processing element comprises an instruction memory for storing a round of an encryption algorithm, the round comprising a sequence of instructions (Col. 3, lines 48-51),

which meets the limitation of configuring a portion of the array of processing elements for performing a block cipher routine. Data enters the encryption device through an input stage (Fig. 2, 40 & Col. 6, lines 3-4), which meets the limitation of receiving an input data block at an array of independently reconfigurable processing elements. Each processing element of the array implements one of the rounds and transfers results to successive processing elements such that the array of processing elements implements successive rounds of the encryption algorithm in a processing element pipeline (Col. 3, lines 51-59), which meets the limitation of executing the block cipher routine on input data blocks, outputting an output data block from the array, the output data block being transformed from the input data block by the block cipher routine. Jones discloses that the encryption device that comprises the array of processing elements is a programmable processor, such that any encryption algorithm may be implemented (Col. 3, lines 37-38). Jones states that this type of processing is contrary to a hardware implemented encryption processor which is dedicated to executing only one algorithm. Jones goes on to state the advantage of their processor “is that the encryption chip is programmable, so that it may implement any algorithm, including those that have yet to be conceived (Col. 18, lines 14-20).” What this shows is that the processor described in Jones, which includes an array of processing elements, is reconfigurable as claimed, such that the processor can be reprogrammed/reconfigured to implement a plurality of algorithms, which meets the limitation of including reconfiguring the configurable portion to perform subfunctions of the block cipher routine.

Referring to claim 22, Jones discloses the clear text data is received by the encryption processor and encrypted using a block cipher algorithm (Col. 6, lines 3-52), which meets the

limitation of the input data block is unencrypted data, the block cipher routine is an encryption routine, and the output data block is encrypted data.

Referring to claim 23, Jones discloses that the encryption chip and processing elements can perform encryption, decryption, and message digest functions (Col. 5, line 64 – Col. 6, line 2), which meets the limitation of the input data block is encrypted data, the block cipher routine is a decryption routine, and the output data block is decrypted data.

Referring to claim 24, Jones discloses that each round utilizes a subkey (Col. 6, lines 53-59), which meets the limitation of the configured portion of the array, a cipher key with which the block cipher routine is executed.

Referring to claim 25, Jones discloses that each processing element comprises an instruction memory for storing a round of an encryption algorithm (Col. 3, lines 47-50), which meets the limitation of configuring the portion of the array includes configuring one or more processing elements for performing a plurality of subfunctions of the block cipher routine.

Referring to claim 30, Jones discloses the array of processing elements includes an M-row by N-column number of processing elements, wherein M is equal to n and N is equal to 1 (Fig. 2).

Referring to claim 31, Jones discloses an encryption processor with shared memory wherein the electronic encryption device comprises an array of processing elements (Col. 3, lines 46-48). Each processing element comprises an instruction memory for storing a round of an encryption algorithm, the round comprising a sequence of instructions (Col. 3, lines 48-51), which meets the limitation of an array of independently reconfigurable processing elements, a context memory for storing one or more context instructions for performing a block cipher

routine. Data enters the encryption device through an input stage (Fig. 2, 40 & Col. 6, lines 3-4). Each processing element of the array implements one of the rounds and transfers results to successive processing elements such that the array of processing elements implements successive rounds of the encryption algorithm in a processing element pipeline (Col. 3, lines 51-59), which meets the limitation of each processing element is responsive to a context instruction for being configured to execute a portion of the block cipher routine. Jones discloses that the encryption device that comprises the array of processing elements is a programmable processor, such that any encryption algorithm may be implemented (Col. 3, lines 37-38). Jones states that this type of processing is contrary to a hardware implemented encryption processor which is dedicated to executing only one algorithm. Jones goes on to state the advantage of their processor “is that the encryption chip is programmable, so that it may implement any algorithm, including those that have yet to be conceived (Col. 18, lines 14-20).” What this shows is that the processor described in Jones, which includes an array of processing elements, is reconfigurable as claimed, such that the processor can be reprogrammed/reconfigured to implement a plurality of algorithms, which meets the limitation of including reconfiguring the configurable portion to perform subfunctions of the block cipher routine.

Referring to claim 32, Jones discloses that the a local bus connects the processing elements and local memories (Col. 3, line 66 – Col. 4, line 2), which meets the limitation of a data bus connected to the array of processing elements, for providing input block data on which the block cipher routine is executed.

Referring to claim 33, Jones discloses that a control unit is connected to the data storage, including local data memory and shared data memory (Col. 3, line 66 - Col. 4, line 2), which

meets the limitation of a direct memory access controller for controlling the transfer of input block data, and for controlling the output of the result of the block cipher routine executed on the input block data.

Referring to claim 34, Jones discloses the array of processing elements includes an M-row by N-column number of processing elements, wherein M is equal to n and N is equal to 1 (Fig. 2).

Referring to claims 35 and 36, Jones discloses that each processing element comprises an instruction memory for storing a round of an encryption algorithm (Col. 3, lines 47-50), which meets the limitation of the context memory includes a row context memory for instructing each of the M rows of processing elements, the context memory includes a column context memory for instructing each of the N columns of processing elements.

Referring to claim 41, Jones discloses an encryption processor with shared memory wherein the electronic encryption device comprises an array of processing elements (Col. 3, lines 46-48). Each processing element comprises an instruction memory for storing a round of an encryption algorithm, the round comprising a sequence of instructions (Col. 3, lines 48-51), which meets the limitation of each processing element includes one or more functional units that, when activated, perform a selectable logic function.

***Claim Rejections - 35 USC § 103***

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

8. Claims 11-18, 26-29, 37-40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jones, U.S. Patent No. 6,088,800, in view of Sakurai, On non-pseudorandomness from block ciphers with provable immunity against linear cryptanalysis. Referring to claims 11-15, 26-29, 37-40, Jones discloses an encryption processor with shared memory wherein the electronic encryption device comprises an array of processing elements (Col. 3, lines 46-48), which meets the limitation of a portion of an array of processing elements for performing a block cipher routine. Each processing element comprises an instruction memory for storing a round of an encryption algorithm, the round comprising a sequence of instructions (Col. 3, lines 48-51), which meets the limitation of the processing elements being independently reconfigurable. Data enters the encryption device through an input stage (Fig. 2, 40 & Col. 6, lines 3-4), which meets the limitation of receiving an input data block at an array of independently reconfigurable processing elements. Each processing element of the array implements one of the rounds and transfers results to successive processing elements such that the array of processing elements implements successive rounds of the encryption algorithm in a processing element pipeline (Col. 3, lines 51-59), which meets the limitation of executing the block cipher routine on data blocks received at the configured portion of the array of processing elements. Jones discloses that the

encryption device that comprises the array of processing elements is a programmable processor, such that any encryption algorithm may be implemented (Col. 3, lines 37-38). Jones states that this type of processing is contrary to a hardware implemented encryption processor which is dedicated to executing only one algorithm. Jones goes on to state the advantage of their processor “is that the encryption chip is programmable, so that it may implement any algorithm, including those that have yet to be conceived (Col. 18, lines 14-20).” What this shows is that the processor described in Jones, which includes an array of processing elements, is reconfigurable as claimed, such that the processor can be reprogrammed/reconfigured to implement a plurality of algorithms, which meets the limitation of including reconfiguring the configurable portion to perform subfunctions of the block cipher routine. Jones discloses using DES, RC5, and IDEA encryption algorithms (Col. 5, lines 49-51), but does not disclose using the Kasumi block cipher algorithm, also known as the Misty algorithm. Sakurai discloses utilizing the Misty block cipher algorithm as an alternative to DES (Sakurai: Abstract). It would have been obvious to one of ordinary skill in the art at the time the invention was made for the encryption processor of Jones to use the Kasumi/Misty block cipher algorithm because Kasumi/Misty is more resistant against linear and differential cryptanalysis attacks than DES as taught by Sakurai (Sakurai: Abstract).

Referring to claim 16, Jones discloses that each processing element comprises an instruction memory for storing a round of an encryption algorithm (Col. 3, lines 47-50), which meets the limitation of the configured portion of the array includes one or more processing elements.

Referring to claim 17, Jones discloses that each processing element comprises an instruction memory for storing a round of an encryption algorithm (Col. 3, lines 47-50), which

Art Unit: 2132

meets the limitation of the context instructions are loaded into two or more active processing elements.

Referring to claim 18, Jones discloses that the data blocks are 64-bit data blocks (Col. 15, line 10).


***Conclusion***

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Benjamin E. Lanier whose telephone number is 571-272-3805.

The examiner can normally be reached on M-Th 7:30am-5:00pm, F 7:30am-4pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Gilberto Barron can be reached on 571-272-3799. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



Benjamin E. Lanier